Regviz

Silicon Labs /BGM210LA22JIF /RAC_NS /TESTCTRL

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as TESTCTRL

Share

Cut and paste this URL to share the unmodified register and value:

https://regviz.com/r/Silicon Labs/BGM210LA22JNF/RAC_NS/TESTCTRL#0x0

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 (MODEN)MODEN 0 (DEMODEN)DEMODEN 0 (X0)AUX2RFSENSE 0 (LOOPBACK2LNAINPUT)LOOPBACK2LNAINPUT 0 (LOOPBACK2LNAOUTPUT)LOOPBACK2LNAOUTPUT

AUX2RFSENSE=X0

Description

No Description

Fields

MODEN

Modulator enable
DEMODEN

Demodulator enable
AUX2RFSENSE

Enable auxiliary synthesizer output

0 (X0): The auxiliary synthesizer is not connected to the RFSENSE input

1 (X1): The auxiliary synthesizer is connected to the RFSENSE input
LOOPBACK2LNAINPUT

Enable RF loopback
LOOPBACK2LNAOUTPUT

Enable RF loopback

Links

()

Register Reference

https://github.com/cmsis-svd/cmsis-svd-data